AMENDMENT TO THE CLAIMS

IN THE CLAIMS:

Please cancel claims 17-20. A copy of all pending claims and a status of the claims is provided below.

1. (original) A method for manufacturing an integrated circuit comprising a plurality of semiconductor devices including an n-type transistor and a p-type transistor on a semiconductor wafer, the method comprising:

covering the p-type transistor with a mask; and

oxidizing a portion of a gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor.

- 2. (original) The method of claim 1, wherein the step of covering comprises covering the p-type transistor with a mask made of nitride.
- 3. (original) The method of claim 1, wherein the step of oxidation is performed using low temperature oxidation.
- 4. (original) The method of claim 1, wherein the step of oxidation is performed using at least one of high pressure oxidation or atomic oxidation or plasma oxidation.

Serial No.: 10/667,601

--3--

- 5. (original) The method of claim 1, wherein the step of oxidation is performed between a temperature of about 25°C to about 600°C.
- 6. (original) The method of claim 1, further comprising forming a planarized oxide layer on the semiconductor wafer.
- 7. (original) The method of claim 6, further comprising removing silicide material from above the gate polysilicon of the n-type field effect transistor.
- 8. (original) The method of claim 7, wherein the step of removing silicide material from above the gate polysilicon of the n-type field effect transistor comprises etching the silicide material from above the gate polysilicon of the n-type field effect transistor.
- 9. (original) The method of claim 1, further comprising removing deposited oxide from above the gate polysilicon of the n-type field effect transistor by etching the deposited oxide from above the gate polysilicon of the n-type field effect transistor.
- 10. (original) The method of claim 9, further comprising depositing silicide material on at least the portion of the gate polysilicon of the n-type field effect transistor.

Serial No.: 10/667,601

--4--

- 11. (original) The method of claim 10, wherein the step of depositing silicide forming material on at least the portion of the gate polysilicon of the n-type field effect transistor comprises depositing at least one of Co, HF, Mo, Ni, Pd₂, Pt, Ta, Ti, W, and Zr.
- 12. (original) The method of claim 10, further comprising removing the mask used to cover the p-type field effect transistor.
- 13. (original) The method of claim 1, further comprising depositing at least one of a silicide material or a nitride cap on at least the gate polysilicon of the n-type field effect transistor and removing silicide material or the nitride cap from above the gate polysilicon of the n-type field effect transistor prior to performing the step of oxidizing.
- 14. (original) The method of claim 1, wherein the step of oxidizing comprises oxidizing the gate polysilicon of the n-type field effect transistor to create a stress of about 700MPa in a channel of the n-type field effect transistor.
- 15. (original) The method of claim 1, wherein the step of oxidizing comprises oxidizing the gate polysilicon of the n-type field effect transistor to create tensile mechanical stresses are about 500Pa to about 1000Pa.

Serial No.: 10/667,601

--5--

16. (original) A method for manufacturing an integrated circuit comprising a plurality of semiconductor devices including an n-type field effect transistor and a p-type field effect transistor on a semiconductor wafer, the method comprising oxidizing a portion of a gate polysilicon of the n-type field effect transistor, such that tensile mechanical stresses are formed within a channel of the n-type field effect transistor, without creating additional tensile stresses in a channel of the p-type field effect transistor.

17. - 20. (canceled)